ÂÜÀòÂÒÂ×

Amit Saini is a Senior Engineer at Arm since October 2018, with a prior role as a Design Verification Engineer at ST Microelectronics from June 2017 to October 2018, and experience as a Verification Engineer at AppliedMicro from September 2014 to June 2017. Amit has been involved in the SOC - DV team, focusing on AXI VIP protocol verification, VIP integration, and management. Amit holds a Post Graduate Diploma in VLSI Digital Design and Verification from C-DAC ACTS, Pune (2014), and a Bachelor of Technology degree in Electronics and Communication Engineering from YMCA University of Science and Technology (2009-2013).