ÂÜÀòÂÒÂ×

Paresh Radadiya is an experienced Stencil Engineer at PNC INC. since July 2016, where responsibilities include creating EDS reports, determining standard PCB fabrication stack-ups, designing efficient PCB panel sizes, and developing machine programs for production processes. Prior to PNC INC., Paresh served as a Senior Engineer at Accutron Inc. from January 2014 to June 2016, focusing on BOM creation, work order scheduling using ERP software, and resolving technical issues. Educational background includes a Bachelor of Engineering in Electrical, Electronics and Communications Engineering from Government Engineering College Bhuj (2009-2013) and 12th education in Science from Ramkrishna Vidhya Bhavan - Surat (2007-2009).