ÂÜÀòÂÒÂ×

Julien Hubert has over two decades of experience in electronic systems architecture and FPGA design, currently serving as the Responsable service FPGA, Resp. projet, and Architecte système électronique at LGM INGENIERIE since February 2014. Prior experience includes roles at AXESS EUROPE SAS, where Julien developed a satellite communication modem's FPGA, and as Chef de projet moyen d'essai at Néo-Soft Groupe, managing project responses and test system design for notable clients such as INEO and Safran. Earlier positions include contributing to test system development for Airbus and Freescale at STUDELEC, FPGA development for industrial automation at GROUPE SYNERGIE INFORMATIQUE, and working on image processing FGPAs for the TAROT telescope at CNRS. Julien holds an engineering degree in Electronics and Signal Processing from ENSEEIHT, earned between 1999 and 2002.