ÂÜÀòÂÒÂ×

EL

Erick Larson

Senior ASIC Design Verification Engineer

Erick Larson has been working as an ASIC Design Verification Engineer at Cornelis Networks since 2021. Prior to this, they worked as an ASIC/FPGA Verification Engineer at Honeywell Aerospace from 2019 to 2021. In 2018, they completed an ASIC/FPGA Internship at Honeywell.

Erick Larson graduated from the Ira A. Fulton Schools of Engineering at Arizona State University in 2019 with a Bachelor of Science in Computer (Systems) Engineering.

Location

Phoenix, United States

Links

Previous companies


Org chart

This person is not in the org chart


Teams


Offices

This person is not in any offices