ÂÜÀòÂÒÂ×

Praveen Mysore is a Senior Logic Design Engineer at Ampere since February 2018, specializing in microarchitecture, timing, DDR5 memory controller design, RTL design, SoC integration, and power, performance, and area analysis. Previously, Praveen held the position of Senior Physical Design Engineer, focusing on synthesis, place and route, and design sign-off, including work with ARM mesh interconnects and DDR controllers. During directed research at the University of Southern California in early 2017, Praveen designed a Non-Linear Adder for a Programmable Neuron, utilizing 180nm technology in Cadence VIRTUOSO. Praveen's academic background includes a Master of Science in Electrical and Computer Engineering from the University of Southern California and a Bachelor of Engineering in Electrical and Electronics Engineering from B. M. S. College of Engineering. Prior experience includes a visiting student role at Raman Research Institute, where Praveen worked on algorithms, robotics, and brain control interfaces.