Darryl Prudich has extensive experience in the field of electrical engineering, particularly in circuit design and physical layout for high-performance CPU processors. Since July 2009, Darryl has served as a Principal Member of the Technical Staff at AMD, focusing on the complex floorplanning of the L3 cache unit and its communication fabrics. Prior to AMD, Darryl worked as a Graduate Student Instructor at the University of Michigan, teaching integrated microsystems, and completed a Physical Design Internship at NVIDIA, where responsibilities included backend chip design and manufacturability. Darryl holds a Master of Science in Electrical Engineering with a focus on VLSI and a Bachelor of Science in Electrical Engineering, both from the University of Michigan.